Signal-Path-Level Dual-VT Assignment for Leakage Power Reduction
نویسندگان
چکیده
Along with the fast development of dual-threshold voltage (dual-Vt) and multi-threshold technology, it is possible to use them to reduce static power in low-voltage highperformance circuits. In this paper, we propose a new method to realize CMOS digital circuits that are implemented with dual-Vt technology. We first present a new signalpath-level circuit model which effectively deals with the fact that there can be two threshold voltages assigned to a single gate. In order to assign proper threshold voltage to all the signal-paths in the circuit, our new algorithms introduce the concept of subcircuit extraction and include the hierarchy algorithms which are effective and fast. Experimental results show that our algorithms produce a significant reduction for the ISCAS85 benchmark circuits.
منابع مشابه
Leakage Power Modeling and Reduction Techniques for Field Programmable Gate Arrays
FPGAs have become quite popular for implementing digital circuits and systems because of reduced costs and fast design cycles. This has led to increased complexity of FPGAs, and with technology scaling, many new challenges have come up for the FPGA industry, leakage power being one of the key challenges. The current generation FPGAs are being implemented in 90nm technology, therefore, managing ...
متن کاملEnhancing dual-Vt design with consideration of on-chip temperature variation
Dual-Vt technology is effective in leakage reduction and has been implemented in industry EDA tools. However, on-chip temperature is regarded as uniformly distributed over the chip, with a pre-assumed value. This assumption does not hold for designs in the deep sub-micron deomain as on-chip temperature variation becomes more and more significant. As a result, treating temperature as a constant ...
متن کاملEfficient Procedures for Minimizing the Standby Power in Dual VT CMOS Circuits
In this paper we present efficient procedures for delay constrained minimization of the power due to leakage in CMOS digital circuits for a dual threshold voltage (VT ) technology. The availability of two or more threshold voltages on the same chip provides a new opportunity for circuit designers to make tradeoffs between power and delay. We present two efficient procedures that take as input a...
متن کاملAnalysis of Leakage Current Reduction Techniques in SRAM Cell in 90nm CMOS Technology
Limited energy consumption in multimedia requires very low power circuits. In this paper we focused on leakage current minimization in single static random access memory (SRAM) cell in 90nm complementary metal oxide semiconductor (CMOS) technology. The leakage current mainly consists of sub threshold leakage current and gate leakage current in 90nm CMOS technology. So minimizing the sub thresho...
متن کاملSOTB Implementation of a Field Programmable Gate Array with Fine-Grained Vt Programmability
Field programmable gate arrays (FPGAs) are one of the most widespread reconfigurable devices in which various functions can be implemented by storing circuit connection information and logic values into configuration memories. One of the most important issues in the modern FPGA is the reduction of its static leakage power consumption. Flex Power FPGA, which has been proposed to overcome this pr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Journal of Circuits, Systems, and Computers
دوره 15 شماره
صفحات -
تاریخ انتشار 2006